Name: Accelerate HPC End-to-end Software and Hardware Design Pipelines
Uploaded: 2023-07-07T15:19:36.217Z
Duration: 49 min 43 s
Description: Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down.

49:43 Web��ߥʩ`

Accelerate HPC End-to-end Software and Hardware Design Pipelines

Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down.

�� Web ��ߥʩ`��Ť��줿�� 2023/06/14

�� 5 ��g�Ϥɤʤ��Ǥ⤴ҕ��ܤǤ��5 ��˱�ʾ��뺆�g�ʥե��`��ˤ�ӛ�뤤��Ȥǡ��ޤǤ��E�ˤʤ�ޤ��

Pure//Accelerate

HPC workloads, including software development and semiconductor design (EDA), are challenged to meet razor-thin margins and shrink product pipeline cycles. Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down. See how development tools, such as Perforce and JFrog Artifactory, can gain a significant performance and efficiency boost.

�A��뷽��

��꤬�Ȥ��ޤ��¼ǤΥե��`��ˤ��뤤��Ȥǡ��ޤǤ��E�ˤʤ�ޤ��

This site is protected by reCAPTCHA and the Google and apply.

��Υ֥饦��ڥ��ݩ`�Ȥ��Ƥ��ޤ��

�Ť��֥饦��ˤϡ��ƥ�?�ꥹ��ڤ��Ϥ��ޤ��ԥ奢?��ȥ�`�� Web ��Ȥ��m�ˤ��ä��褦��¤Υ֥饦��˥��åץǩ`�Ȥ��Ƥ��

ɫ�ش�ý

Accelerate HPC End-to-end Software and Hardware Design Pipelines